

## (12) United States Patent

### **Bowers**

# (10) Patent No.:

US 9.097.848 B2

(45) Date of Patent:

Aug. 4, 2015

### (54) III-V PHOTONIC INTEGRATION ON SILICON

(71) Applicant: The Regents of the University of

California, Oakland, CA (US)

Inventor: John E. Bowers, Santa Barbara, CA

(US)

The Regents of the University of (73)Assignee:

California, Oakland, CA (US)

Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/501,783

(22)Filed: Sep. 30, 2014

(65)**Prior Publication Data** 

> US 2015/0055911 A1 Feb. 26, 2015

### Related U.S. Application Data

- Continuation of application No. 13/359,822, filed on Jan. 27, 2012, now Pat. No. 8,937,296, which is a continuation of application No. 11/534,560, filed on Sep. 22, 2006, now Pat. No. 8,110,823.
- Provisional application No. 60/760,629, filed on Jan. 20, 2006, provisional application No. 60/795,064, filed on Apr. 26, 2006.
- (51)Int. Cl. H01L 21/00 (2006.01)G02B 6/122 (2006.01)(Continued)
- (52) U.S. Cl.

CPC ....... G02B 6/1225 (2013.01); G02B 6/12002 (2013.01); G02F 1/01708 (2013.01); H01L 31/1852 (2013.01); H01S 5/021 (2013.01); H01S 5/0208 (2013.01); H01S 5/0215 (2013.01); H01S 5/0261 (2013.01); H01S

*5/0268* (2013.01); *H01S 5/125* (2013.01); H01S 5/343 (2013.01); G02B 2006/12061 (2013.01); *G02B 2006/12107* (2013.01); (Continued)

Field of Classification Search

CPC ....... H01L 33/22; H01L 33/58; H01L 33/04; H01L 31/105

See application file for complete search history.

#### (56)**References Cited**

### U.S. PATENT DOCUMENTS

3,970,959 A 7/1976 Wang et al. 5,086,430 A 2/1992 Kapon et al.

(Continued)

### OTHER PUBLICATIONS

Hyundai Park et al, "Hybrid silicon evanescent laser fabricanted with a silicon waveguide and III-V offset quantum wells", Nov. 14, 2005, pp. 9460-9464, vol. 13, No. 23, Publisher: University of California Santa Barbara, ECE Department, Published in: US.

John Bowers, "Optical Gain and Lasing on Silicon", , pp. 4, Publisher: Department of Electrical and Computer Engineering, University of California, Santa Barbara, Published in: US.


(Continued)

Primary Examiner — Tony Tran (74) Attorney, Agent, or Firm — Kaplan Breyer Schwarz & Ottesen, LLP


#### (57)ABSTRACT

Photonic integrated circuits on silicon are disclosed. By bonding a wafer of HI-V material as an active region to silicon and removing the substrate, the lasers, amplifiers, modulators, and other devices can be processed using standard photolithographic techniques on the silicon substrate. The coupling between the silicon waveguide and the III-V gain region allows for integration of low threshold lasers, tunable lasers, and other photonic integrated circuits with Complimentary Metal Oxide Semiconductor (CMOS) integrated circuits.

### 20 Claims, 12 Drawing Sheets





(51)	T / C1			OTHER BUILDING
(51)	Int. Cl.		(2006.01)	OTHER PUBLICATIONS
	H01L 31/18		(2006.01)	Fang et al., "An Optically Pumped Silicon Evanescence Laser", , No.
	H01S 5/02		(2006.01)	2, Publisher: University of California Santa Barbara, ECE Depart-
	H01S 5/026		(2006.01)	ment, Santa Barbara CA, Published in: US.
	H01S 5/125		(2006.01)	Hyundai Park et al., "Silicon Evanescent Laser", , pp. 6, Publisher:
	G02B 6/12		(2006.01)	University of California Santa Barbara, ECE Department, Santa Bar-
	G02F 1/017		(2006.01)	bara, CC 93106-9560, Published in: US.
	H01S 5/343		(2006.01)	John Bowers, "Silicon Evanescent Laser", , pp. 5, Publisher: Depart-
	H01L 27/146	í	(2006.01)	ment of Electrical and Computer Engineering University of Califor-
	H01L 31/12		(2006.01)	nia, Santa Barbara, Published in: US.
	H01S 5/183		(2006.01)	"International Patent Application No. PCT/US2011/042633, Inter-
(52)	U.S. Cl.		(2000.01)	national Search Report,", Oct. 20, 2011, Publisher: USPTO, Pub-
			B 2006/12121 (2012 01), CO2B	lished in: US.
CPC <i>G02B 2006/12121</i> (2013.01); <i>G02B</i>			. , , , , , , , , , , , , , , , , , , ,	"Related U.S. Appl. No. 13/359,822", filed Mar. 12, 2013, Publisher:
2006/12128 (2013.01); G02B 2006/12147				USPTO, Published in: US.
(2013.01); <i>H01L 27/146</i> (2013.01); <i>H01L</i>				"Related U.S. Appl. No. 11/534,560", "Restriction Office Action",
<i>31/125</i> (2013.01); <i>H01S 5/0217</i> (2013.01);				May 14, 2008, Publisher: USPTO, Published in: US.
H01S 5/18341 (2013.01); H01S 5/18369				"Related U.S. Appl. No. 11/734,559", "Non-Final Office Action",
		(20	13.01); <i>Y02E 10/544</i> (2013.01)	Oct. 5, 2009, Publisher: USPTO, Published in: US.
				"Related U.S. Appl. No. 11/734,559", "Final Office Action", Jun. 3,
(56)	(56) References Cited			2010, Publisher: USPTO, Published in: US.
	LLC DATENT DOCLD CENTS			"Related U.S. Appl. No. 13/359,822", "Non-Final Office Action",
	U.S.	PALENI	DOCUMENTS	Jun. 28, 2013, Publisher: USPTO, Published in: US. "Related U.S. Appl. No. 11/534,560", "Non-Final Office Action",
	C 074 902 A	C/2000	Bowers et al.	Sep. 5, 2008, Publisher: USPTO, Published in: US.
	6,074,892 A 6,130,441 A		Bowers et al.	"Related U.S. Appl. No. 11/534,560", "Final Office Action", May 29,
	6,147,391 A		Bowers et al.	2009, Publisher: USPTO, Published in: US.
6,465,803 B1 10/2002 Bowers et al.			"Related U.S. Appl. No. 13/359,822", "Final Office Action", Nov. 14,	
7,535,089 B2 5/2009 Fitzgerald		Fitzgerald	2013, Publisher: USPTO, Published in: US.	
7,613,401 B2 11/2009 Matsui et al.			"Related U.S. Appl. No. 13/359,822", "Non-Final Office Action",	
2004/0222411 A1 11/2004 Atanackovic et al.				Mar. 6, 2014, Publisher: USPTO, Published in: US.
2005/0244994 A1 11/2005 Meliga et al. 2006/0239308 A1 10/2006 Husain et al.			"Related U.S. Appl. No. 11/534,560", "Non-Final Office Action",	
2006/0239308 A1 10/2006 Husain et al. 2007/0189688 A1 8/2007 Dehlinger et al.			Oct. 15, 2009, Publisher: USPTO, Published in: US.	
2007/0291808 A1			"Related U.S. Appl. No. 11/534,560", "Final Office Action", Jul. 12,	
	3/0285606 A1		Kippenberg et al.	2010, Publisher: USPTO, Published in: US.
2009	0/0245298 A1	10/2009	Sysak et al.	"Related U.S. Appl. No. 13/359,822", "Final Office Action", Jul. 23,
2010	/0158429 A1	6/2010	Popovic	2014, Publisher: USPTO, Published in: US.





Aug. 4, 2015

Aug. 4, 2015












Ü





٥ <u>ن</u> <u>ل</u>






ø Ç






9



T C L Aug. 4, 2015



# III-V PHOTONIC INTEGRATION ON SILICON

## CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 13/359,822, filed Jan. 27, 2012, entitled "III-V Photonic Integration on Silicon," by John E. Bowers, which is a continuation of application Ser. No. 11/534,560, filed Sep. 22, 2006, entitled "III-V PHOTONIC INTEGRATION ON SILICON," by John E. Bowers (now U.S. Pat. No. 8,110,823), which claims the benefit under 35 U.S.C. Section 119(e) of the following commonly-assigned U.S. provisional patent applications:

Ser. No. 60/760,629, filed Jan. 20, 2006, entitled "OPTICAL GAIN AND ALSING ON SILICON," by John E. Bowers, and

Ser. No. 60/795,064, filed Apr. 26, 2006, entitled "III-V PHOTONIC INTEGRATION ON SILICON," by John E.  $^{20}$  Bowers, which applications are incorporated by reference herein.

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates generally to semiconductor devices, and, more specifically, to integration of III-V optical devices with silicon substrates and circuits.

### 2. Description of the Related Art

Semiconductor chip level bonded devices have found uses in several consumer and commercial applications. Typically, semiconductor devices are made from a single type of material, or different types of material are grown onto a substrate based on lattice matching and compatible crystalline structures. Devices manufactured from III-V materials are typically grown on gallium arsenide or other compound semiconductor substrates. These devices are difficult to integrate with electronic devices fabricated on silicon.

However, there are many advantages to integrating elec- 40 tronic and photonic devices on a single substrate. Passive photonic devices such as arrayed waveguide routers (AWG) are commonly fabricated on silicon. Some active photonic devices have been demonstrated on silicon such as modulators and Raman lasers. However, most active photonic 45 devices require single crystal material, which is difficult to grow on silicon because of the large lattice mismatch between the semiconductor with the proper bandgaps and silicon itself. The problem with the present discrete photonic devices is that the performance can be improved with integration, and 50 the cost and size is much smaller. Silicon is a preferred semiconductor material, because it is easily processed, it is readily available for reasonable cost and high quality, and complex VLSI electronic circuits are readily available. However, silicon-based modulators or lasers or other photonic devices are 55 not as efficient at light emission or absorption as their III-V based counterparts. It can be seen, then, that there is a need in the art for a larger scale integration between III-V materials and silicon.

### SUMMARY OF THE INVENTION

To minimize the limitations in the prior art, and to minimize other limitations that will become apparent upon reading and understanding the present specification, the present 65 invention provides a technology for making photonic integrated circuits on silicon. By bonding a wafer of III-V mate-

2

rial as an active region to silicon and removing the substrate, the lasers, amplifiers, modulators, and other devices can be processed using standard photolithographic techniques on the silicon substrate. The coupling between the silicon waveguide and the III-V gain region allows for integration of low threshold lasers, tunable lasers, and other photonic devices and integrated circuits with Complimentary Metal Oxide Semiconductor (CMOS) integrated circuits.

A device in accordance with the present invention comprises a silicon layer resident on a first substrate, a III-V layer resident on a second substrate, the III-V layer being bonded to the silicon layer, wherein the second substrate is removed and the III-V layer and the silicon layer are processed to create the integrated device.

The device further optionally includes semiconductor layer resident on a third substrate, wherein the semiconductor layer is coupled to the III-V layer, the third substrate is removed, and the semiconductor layer, the III-V layer, and the silicon layer are processed to create the integrated device. Devices in accordance with the present invention can take many forms, such as modulators, amplifiers, in-plane or vertical cavity surface emitting lasers, photodetectors, where the device comprises at least one section selected from the group comprising detector pre-amplifier electronics, a laser, drive electronics, memory, and processing circuits, a silicon transponder, a silicon wavelength converter, a silicon tunable laser, a channel selector, and an optical buffer memory.

Another optical lasing device in accordance with the present invention comprises a silicon substrate, an oxide layer coupled to the substrate, a semiconductor layer, coupled to the oxide layer, wherein at least one waveguide is formed within the semiconductor layer, a spacer layer coupled to the semiconductor layer at an interface, a compound semiconductor layer, coupled to the semiconductor layer, and a bulk semiconductor layer, coupled to the compound semiconductor layer; wherein the compound semiconductor layer comprises at least one Quantum Well (QW) layer optically coupled to the at least one waveguide in an evanescent manner, and the spacer layer is bonded to the semiconductor layer.

Such an optical lasing device further optionally comprises the compound semiconductor layer further comprising at least one Separated Confinement Heterostructure (SCH) layer, the bulk semiconductor layer comprising a grating, the oxide layer further comprises a grating, and the at least one waveguide comprises a material selected from the group comprising air, silicon oxide, silicon oxynitride, and silicon nitride.

### BRIEF DESCRIPTION OF THE DRAWINGS

Referring now to the drawings in which like reference numbers represent corresponding parts throughout:

FIG. 1 is a side view of a photonic integrated circuit in accordance with the present invention;

FIG. 2 illustrates a cross-sectional view of the offset quantum well gain region in accordance with the present invention;

FIG. 3 illustrates another view of the quantum well region shown in FIG. 2 in accordance with the present invention;

FIG. 4 illustrates the confinement factor versus the width and height of the silicon core in accordance with the present invention;

FIG. 5 illustrates a device manufactured in accordance with the present invention;

FIG. 6 illustrates a processed chip with different devices on a single wafer in accordance with the present invention;

FIG. 7 illustrates a silicon transponder in accordance with the present invention;

FIG. 8 illustrates a silicon wavelength converter in accordance with the present invention;

FIG. 9 illustrates a silicon tunable laser in accordance with 5 the present invention;

FIG. 10 illustrates a channel selector/WDM modulator structure in accordance with the present invention;

FIG. 11 illustrates an optical buffer memory structure in accordance with the present invention; and

FIG. 12 illustrates an integrated silicon transmitter photonics chip in accordance with the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following description, reference is made to the accompanying drawings which form a part hereof, and which is shown, by way of illustration, several embodiments of the present invention. Ins understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention. Overview

FIG. 1 is a side view of a photonic integrated circuit in 25 accordance with the present invention.

Device 100 is shown, with wafer 102, film 103, waveguide layer 104, modulator/mode converter 106, gain region 108, and photodetector 110 as shown. DBR reflector 112 are also shown

Wafer 102 is typically a silicon CMOS wafer, but can be other materials, such as glass, as desired. Film 103 is typically silicon oxide, but can also be a nitride or silicon oxynitride if desired without departing from the scope of the present invention. Waveguide layer 104 is on film 103, and is the silicon 35 waveguide layer for device 100. Modulator/mode converter 106, tunable laser 108, photodetector 110, and rib waveguides 112 are typically Indium Gallium Arsenide Phosphide (In-GaAsP), but can be other materials, such as GaInAsN, or other III-V materials, without departing from the scope of the 40 present invention.

A thin film of InGaAsP is deposited on a Semiconductor-On-Insulator (SOI) waveguide. This allows for evanescent coupling of the light in the SOI waveguide **104** to the quantum wells in the III-V material **108**. DBR reflectors **112** are patterned for reflection within the waveguide. Lateral Structure

FIG. 2 illustrates a cross-sectional view of the offset quantum well gain region in accordance with the present invention.

Device 200 comprises wafer 202, oxide layer 204, semiconductor layer 206, and spacer layer 208, which is bonded to semiconductor layer 206 at bonding interface 210. Within semiconductor layer 206 resides gaps 212, typically air gaps 212. On spacer layer 208 resides the quantum structure 214, 55 and then bulk semiconductor layer 216. Contact 218 and contacts 220 are also shown.

Typically, wafer 202 is a silicon substrate, oxide layer 204 is silicon oxide, and semiconductor layer 206 is silicon, which together comprise a SOI structure. Gaps 212 form the 60 sides of SOI waveguides. Gaps 212 (also known as cladding) can be air gaps, as well as refilled silicon oxide, silicon oxynitride, or silicon nitride, or other materials, without departing from the scope of the present invention. Further, the shape of gaps 212, when viewed from the top, can be linear, or in a 65 circular or ring shape, or in other shapes, without departing from the scope of the present invention.

4

Spacer layer **208** is a semiconductor material, typically a III-V material, typically Indium Phosphide (InP), but can be other compound semiconductor materials if desired. The compound semiconductor layer **214** typically comprises a Multiple Quantum Well (MQW) layer and Separated Confinement Heterostructure (SCH) layers, as described in FIG. **3**. Bulk semiconductor layer **216** is also typically InP, but can be other semiconductor materials, typically III-V semiconductor materials, without departing from the scope of the present invention.

Spacer layer **208** is typically bonded to semiconductor layer **206** at interface **210**. The bonding technique used is described in the art, in, e.g., U.S. Pat. Nos. 6,074,892, 6,147, 391, 6,130,441, and 6,465,803, which are incorporated by reference herein, and further described in the appendices attached to the present invention, which are incorporated by reference herein. Additional bonding to create additional layers are also possible within the scope of the present invention, which would create additional interfaces **210** within device **200**.

Layer 216 may also comprise a grating which would create a distributed feedback laser within device 200, a grating in the oxide layer 204 to create a distributed Bragg reflector (DBR) laser, or other layers or components to create other optical lasing devices without departing from the scope of the present invention.

FIG. 3 illustrates a detailed view of the quantum well region shown in FIG. 2 in accordance with the present invention.

Compound semiconductor region 214 comprises an SCH layer 300, a MQW layer 302, and an SCH layer 304. Typically, three to five quantum well layers are present in MQW layer 302, but a larger or smaller number of quantum well layers or bulk layers can be present without departing from the scope of the present invention. Further, the core portion of semiconductor layer 206 has a height 306 and a width 308, which dimensions determine the confinement factor of the device 200. Further, the thickness of each of the layers in the MQW layer 302 also play a part in the confinement factor for a device 200 made in accordance with the present invention. Confinement Factor

FIG. 4 illustrates the confinement factor versus the width and height of the silicon core in accordance with the present invention.

The graph of FIG. 4 shows the confinement factor 400 versus the width 308, shown on y-axis 402, of the silicon core portion of semiconductor layer 206. For a range of heights 306, the confinement factor of the silicon core, shown as lines 404, and for a range range of heights 306, the confinement factor 400 of the multiple quantum well region varies as a monotonic function of width 402. As the height of the core gets higher, the confinement factor 400 within the waveguide goes up; as the height of the core goes up, the confinement factor in the MQW layers 406 goes down.

Fabrication and Integration of Separate Devices

Typically, a chip-level bonding approach is used to bond one type of material to another. The chip-level bonding approach works well for discrete devices, however, alignment is typically an issue. There are some devices, such as integrated optical amplifiers, that are difficult to fabricate using a chip-level approach because of reflections at the interface between the III-V layer and the silicon substrate.

However, the present invention contemplates using a wafer-level bonding approach, where a III-V wafer is bonded to a silicon wafer, the III-V substrate is removed, and the III-V layers are then processed into various types of devices.

FIG. 5 illustrates a device manufactured in accordance with the present invention.

FIG. 5 illustrates a SiO2/Si Distributed Bragg Reflector (DBR) bonded to AlGaInAs quantum wells for a Vertical Cavity Surface Emitting Laser (VCSEL).

FIG. 6 illustrates a processed chip with different devices on a single wafer in accordance with the present invention.

As shown in FIG. **6**, many different types of devices can be integrated on a single wafer or chip using the process of the present invention. For example, detector pre-amplifier electronics, the detector array, a laser or modulator, drive electronics, and memory/processing circuits can now all reside on a single piece of semiconductor substrate, because the qualities of the silicon that are desirable, e.g., avalanche gain, is now electrically bonded to a material that is a better absorber than silicon.

FIG. 7 illustrates a silicon transponder in accordance with the present invention.

As shown in FIG. 7, where the III-V material is better 20 suited to perform a specific circuit task, the material is used in that location on the circuit to provide that function. For example, and not by way of limitation, silicon is used in the multiplexer and driver electronics, but the III-V material is used in the gain portion of the tunable DBR laser and the 25 phase modulator portions of the transponder. Such an approach allows for integration of the entire circuit, rather than fiber coupled die or using printed circuit boards, ball grid arrays, or other approaches to integrate the various components of the transponder.

FIG. **8** illustrates a silicon wavelength converter in accordance with the present invention. Again, the tunable laser and the SOA use III-V materials, whereas the silicon is used for the VLSI driver electronics, which provides an integrated device on a single semiconductor surface rather than using components to create the wavelength converter device.

FIG. 9 illustrates a silicon tunable laser in accordance with the present invention. Again, the III-V material is used for the gain portion of the laser, while silicon is used for the driver  $_{40}$  electronics.

FIG. 10 illustrates a channel selector/WDM modulator structure in accordance with the present invention.

The channel selector and the SOA use III-V materials, whereas the silicon is used for the VLSI driver electronics, 45 which provides an integrated device on a single semiconductor surface rather than using components.

FIG. 11 illustrates an optical buffer memory structure in accordance with the present invention.

FIG. 12 illustrates an integrated silicon transmitter photo- 50 nics chip in accordance with the present invention.

Chip 1200 comprises ring lasers 1202-1208, which are evanescent lasers. Each ring laser 1202-1208 can produce different wavelengths if desired. Ring lasers 1202-1208 have their waveguides resident in chip 1200, which is typically 55 silicon, and the gain region in the bonded region 1210, which is typically a III-V material.

Ring lasers 1202-1208 are then coupled to SOI waveguides 1212-1218 respectively, which are coupled to modulators 1220-1226. Modulators 1220-1226 are resident in the chip 60 1200, which, again, is typically silicon, but can be other materials without departing from the scope of the present invention.

Modulators 1220-1226 are then coupled via SOI waveguides to multiplexer 1228, which has an output 1230. 65 Output 1230 comprises a signal which contains all of the wavelengths produced by ring lasers 1202-1208. Additional

6

circuitry can be provided to selectively eliminate one or more of the ring lasers 1202-1208 wavelengths from being included in output 1230.

As seen in FIG. 12, the evanescent coupling of the present invention can be performed at the wafer level, partial wafer level, or die level, depending on the application or desired device, which provides for selective integration of III-V materials or other materials with a silicon platform.

### CONCLUSION

In summary, embodiments of the invention provide methods and for making an optical device on silicon. The present invention can be used for lasers, modulators, amplifiers, and photodetectors, and devices that use combinations of these devices, such as wavelength converters, channel selectors, 3R regenerators, buffer memories, etc.

A device in accordance with the present invention comprises a silicon layer resident on a first substrate, a III-V layer resident on a second substrate, the III-V layer being bonded to the silicon layer, wherein the second substrate is removed and the III-V layer and the silicon layer are processed to create the integrated device.

The device further optionally includes semiconductor layer resident on a third substrate, wherein the semiconductor layer is coupled to the III-V layer, the third substrate is removed, and the semiconductor layer, the III-V layer, and the silicon layer are processed to create the integrated device.

Devices in accordance with the present invention can take many forms, such as a vertical cavity surface emitting laser, a photodetector, where the photodetector comprises at least one section selected from the group comprising detector preamplifier electronics, a laser, drive electronics, memory, and processing circuits, a silicon transponder, a silicon wavelength converter, a silicon tunable laser, a channel selector, and an optical buffer memory.

Another optical lasing device in accordance with the present invention comprises a silicon substrate, an oxide layer coupled to the substrate, a semiconductor layer, coupled to the oxide layer, wherein at least one waveguide is formed within the semiconductor layer, a spacer layer coupled to the semiconductor layer at an interface, a compound semiconductor layer, coupled to the semiconductor layer, coupled to the compound semiconductor layer; wherein the compound semiconductor layer comprises at least one Multiple Quantum Well (MQW) layer optically coupled to the at least one waveguide in an evanescent manner, and the spacer layer is bonded to the semiconductor layer.

Such an optical lasing device further optionally comprises the compound semiconductor layer further comprising at least one Separated Confinement Heterostructure (SCH) layer, the bulk semiconductor layer comprising a grating, the oxide layer further comprises a grating, and the at least one waveguide comprises a material selected from the group comprising air, silicon oxide, silicon oxynitride, and silicon nitride.

The foregoing description of the preferred embodiment of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but by the claims attached hereto and the full breadth of equivalents to the claims.

What is claimed is:

- 1. An article comprising:
- a semiconductor-on-insulator substrate, the semiconductor-on-insulator substrate comprising:
  - (a) a substrate having a first surface, the substrate comprising single-crystal silicon;
  - (b) a first dielectric layer that is disposed on and in direct contact with the first surface, the first dielectric layer comprising a first dielectric material and a second surface that is distal to the first surface; and
  - (c) a first semiconductor layer that is disposed on and in direct contact with the second surface, the first semiconductor layer having a third surface that is distal to the second surface, and the first semiconductor layer including a first waveguide;
- (2) a compound semiconductor structure comprising a first compound semiconductor layer and at least one quantum well; and
- (3) a bonded interface located at the third surface, the semiconductor structure and the compound semiconductor structure being joined at the bonded interface such that the bonded interface is characterized by a lattice mismatch;
- wherein the first compound semiconductor layer and the first waveguide are evanescently coupled.
- 2. The article of claim 1 further comprising (4) an electrical device, the electrical device being at least partially formed in the first semiconductor layer.
- 3. The article of claim 1 further comprising (4) an electrical device, the electrical device being at least partially formed in 30 the compound semiconductor structure.
- **4**. The article of claim **1** wherein the first dielectric layer comprises silicon dioxide.
- 5. The article of claim 4 wherein the first semiconductor layer comprises silicon.
- **6**. The article of claim **1** wherein the compound semiconductor structure further includes a grating, the grating being operable for reflecting light propagating within the first waveguide.
- 7. The article of claim 1 wherein the first waveguide further 40 includes a grating, the grating being operable for reflecting light propagating within the first waveguide.
- **8**. The article of claim **1** wherein the compound semiconductor structure and the first waveguide collectively define at least a portion of an optical cavity.
- 9. The article of claim 8 further comprising (3) a distributed-Bragg-reflector pair that defines a dimension of the optical cavity within the first waveguide.
  - 10. An article comprising:
  - (1) a semiconductor-on-insulator substrate having a layer 50 structure consisting essentially of:
    - (a) a substrate having a first surface;
    - (b) a first dielectric layer that is disposed on and in direct contact with the first surface, the first dielectric layer comprising a first dielectric material and a second 55 surface that is distal to the first surface; and
    - (c) a first semiconductor layer that is disposed on and in direct contact with the second surface, the first semiconductor layer having a third surface that is distal to the second surface, and the first semiconductor layer 60 comprising a first waveguide;
  - (2) a compound semiconductor structure comprising a first compound semiconductor layer and at least one quantum well; and

8

- (3) a bonded interface that is located at the third surface, the compound semiconductor structure and the first semiconductor layer being joined at the bonded interface;
- wherein the at least one quantum well and the first waveguide are evanescently coupled.
- 11. The article of claim 10 further comprising (4) a grating pair, the grating pair being optically coupled with the first waveguide, wherein the grating pair, the compound semiconductor structure, and the first waveguide collectively define a laser having an optical cavity.
- 12. The article of claim 10 wherein the compound semiconductor structure and the first waveguide collectively define an evanescent laser having an optical mode that is at least partially resident in each of the compound semiconductor structure and the first waveguide.
- 13. The article of claim 10 wherein the compound semiconductor structure and the first waveguide collectively define an optical modulator.
- **14.** The article of claim **10** further comprising (4) an electrical device, the electrical device being at least partially formed in the first semiconductor layer.
- 15. The article of claim 14, wherein the electrical device includes at least one transistor.
- **16.** The article of claim **10** further comprising (4) an electrical device, the electrical device being at least partially formed in the compound semiconductor structure.
- 17. The article of claim 10, wherein the first dielectric layer comprises a silicon oxide and the first semiconductor layer comprises silicon.
  - 18. An article comprising:
  - (1) a silicon-on-insulator substrate having a layer structure comprising:
    - (a) a substrate having a first surface;
    - (b) a first dielectric layer that is disposed on and in direct contact with the first surface, the first dielectric layer comprising a silicon oxide and having a second surface that is distal to the first surface; and
    - (c) a first single-crystal silicon layer that is disposed on and in direct contact with the second surface, the first single-crystal silicon layer comprising a first waveguide and a third surface that is characterized by a first lattice constant, the third surface being distal to the second surface;
  - (2) a compound semiconductor structure comprising a first compound semiconductor layer and at least one quantum well, the compound semiconductor structure having a fourth surface that is characterized by a second lattice constant that is different than the first lattice constant; and
  - (3) a bonded interface, the third surface and fourth surface being joined at the bonded interface such that the bonded interface is characterized by a lattice mismatch;
  - wherein the at least one quantum well and the first waveguide are evanescently coupled.
- 19. The method of claim 18, wherein the first compound semiconductor layer comprises indium phosphide.
- 20. The article of claim 18 further comprising (4) an electrical device, the electrical device being at least partially formed in at least one of the first semiconductor layer and the compound semiconductor structure.

\* \* \* \* \*